

Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 905 704 A1

(12) EUROPEAN PATENT APPLICATION

(43) Date of publication:
31.03.1999 Bulletin 1999/13

(51) Int. Cl.⁶: G11C 8/00, G11C 16/06

(21) Application number: 97830467.3

(22) Date of filing: 24.09.1997

(84) Designated Contracting States:
AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE

(71) Applicant:
STMicroelectronics S.r.l.
20041 Agrate Brianza (Milano) (IT)

(72) Inventors:
• Bartoli, Simone
20040 Cambiago (Milano) (IT)

• Dima, Vincenzo
20052 Monza (Milano) (IT)
• Sali, Mauro Luigi
20079 S. Angelo Lodigiana (Lodi) (IT)

(74) Representative: Mittler, Enrico
c/o Mittler & C. s.r.l.,
Viale Lombardia, 20
20131 Milano (IT)

(54) Sectored semiconductor memory device with configurable memory sector addresses

(57) A memory device comprises a plurality of independent memory sectors, external address signal inputs (2) for receiving external address signals (A0-A17) for addressing individual memory locations of the memory device, the external address signals (A0-A17) comprising external memory sector address signals (A12-A17) allowing for individually addressing each memory sector, and a memory sector selection means (11) for selecting one of the plurality of memory sectors according to a value of the external memory sector address signals (A12-A17). A first and a second alternative internal memory sector address signal paths (6,7) are provided for supplying the external memory sector address signals (A12-A17) to the memory sector selection means (11), the first path (6) providing no logic inversion and the second path (7) providing logic inversion. Programmable means (12) allows for activating either one or the other of the first and second internal memory sector address signal paths (6,7), so that a position of each memory sector in a space of values (00000h - 3FFFFh) of the external address signals (A0-A17) can be changed by activating either one or the other of the first and second internal memory sector address signal paths (6,7).




Fig. 2

EP 0 905 704 A1

Description

[0001] The present invention relates to a sectorized semiconductor memory device with configurable memory sector addresses. Particularly, the invention relates to an electrically erasable and programmable non-volatile memory device, e.g. a Flash EEPROM, comprising individually erasable memory sectors and having configurable memory sector addresses.

[0002] Flash EEPROMs are non-volatile memory devices which can be programmed and erased electrically. Programming is a selective operation that can involve a single memory location (memory byte or word). On the contrary, erasing is a so-called "bulk" operation, affecting all the memory locations at a time.

[0003] Sectorized Flash EEPROMs are commercially available which comprise individually erasable memory sectors. In this way, a higher flexibility is achieved because each memory sector can be erased independently from the other memory sectors, so that it is possible not to erase the whole memory locations at a time.

[0004] For some particular applications, it is preferable to have memory sectors of different size. By way of example, 4 Megabits (Mbits) word-organized Flash EEPROMs are commercially available wherein the memory space is divided in seven memory sectors of 32 Kilowords (Kwords), one memory sector of 16 Kwords, one memory sector of 8 Kwords and two memory sectors of 4 Kwords. The seven memory sectors of 32 Kwords can for example be used for storing the larger part of a microprocessor code. The memory sector of 16 Kwords, the memory sector of 8 Kwords and the two memory sectors of 4 Kwords form altogether the so-called "boot sector" of 32 Kwords, suitable for example for storing the start-up part code that is hardly subjected to modifications.

[0005] It is known that the market demands Flash EEPROMs with both top boot sector configuration and bottom boot sector configuration. In the former, the memory locations of the boot sector correspond to the highest addresses of the memory address space, while in the latter the memory locations of the boot sector correspond to the lowest addresses of the memory address space.

[0006] Figures 1A and 1B respectively illustrate the differences between the top and bottom boot sector configurations in the above-mentioned example of a 4 Mbits word-organized Flash EEPROM. Such a memory has a size of 256 Kwords, and 18 address signals allow for individually addressing each memory location. Address signals A12-A17, that are a subset of the set of external address signals supplied to the memory device, are used for selecting one of the 11 memory sectors; an "X" in the tables of Figures 1A and 1B conventionally means a "don't care" logic state.

[0007] Referring to Figure 1A, wherein the boot sector is located at the top of the address space, the decoding scheme for address signals A12-A17 is the following: if

the three most significant address signals A15-A17 are different from "111", then one of the seven sectors of 32 Kwords is addressed, depending on the particular logic configuration of signals A15-A17; address signals A12-A14, together with the remaining subset of twelve least significant external address signals A0-A11 (not shown in the drawing) are used for selecting a particular memory word among the 32 Kwords of the currently selected memory sector. If A15=A16=A17="1", then the boot sector is selected. To decide which of the four memory sectors of the boot sector is addressed, address signals A12-A14 are used. If A14="0", then the 16 Kwords sector is addressed, and A12, A13, together with A0-A11, are used to select one among the 16 Kwords. If differently A14="1", A13 is considered: if A13="1", then the 8 Kwords memory sector is addressed, and A12, together with A0-A11, is used to select one among the 8 Kwords. Finally, if A13="0", either one or the other of the two 4 Kwords memory sectors is addressed depending on A12 being "1" or "0"; A0-A11 are used to select one among the 4 Kwords of the selected sector.

[0008] The situation in the case of a memory device with a boot sector located at the bottom of the address space, shown in Figure 1B, is completely similar, the only difference being that the values of the address signals A12-A17 are the logic complements of those in Figure 1A.

[0009] Up to now, the request of providing Flash EEPROMs with either a top or a bottom boot sector configuration has imposed the necessity of producing two different kinds of devices, differing in some of the photolithographic masks used in the manufacturing process (e.g., the mask for defining the metal interconnections). This obviously increases the production costs, because two manufacturing lines are necessary, and also the testing scheme of the two kinds of devices is different.

[0010] In view of the state of the art described, it is an object of the present invention to provide a sectorized memory device with configurable memory sector addresses, thus overcoming the drawback of having to produce and test different devices.

[0011] According to the present invention, such object is achieved by means of a memory device comprising a plurality of independent memory sectors, external address signal inputs for receiving external address signals for addressing individual memory locations of the memory device, said external address signals comprising external memory sector address signals allowing for individually addressing each memory sector, and a memory sector selection means for selecting one of the plurality of memory sectors according to a value of the external memory sector address signals, characterized by comprising:

a first and a second alternative internal memory sector address signal paths for supplying the external memory sector address signals to the memory sector selection means, the first path providing no

logic inversion and the second path providing logic inversion; and

programmable means for activating either one or the other of the first and second internal memory sector address signal paths,

so that a position of each memory sector in a space of values of the external address signals can be changed by activating either one or the other of the first and second internal memory sector address signal paths.

[0012] Thanks to the present invention, only one device can be produced and tested, and the production costs are therefore reduced. The top or bottom configuration of the memory device can be set at the end of the testing of the memory device, by simply programming the programmable means (e.g., a fuse or a non-volatile memory cell).

[0013] The features and advantages of the present invention will be made apparent by the following detailed description of a practical embodiment thereof, which is illustrated by way of non-limiting example in the annexed drawings, wherein:

Figure 1A is a table showing the correspondence between external address signals and memory sectors of a sectorized memory device with a top boot sector configuration;

Figure 1B is similar to Figure 1A, but refers to a sectorized memory device with a bottom boot sector configuration;

Figure 2 is a schematic diagram of a sectorized memory device according to one embodiment of the present invention;

Figure 3 is a schematic diagram of a configurable element of the memory device shown in Figure 2; and

Figure 4 is a table showing the correspondence between internal address signals of the memory device of Figure 2 and memory sectors thereof.

[0014] With reference to Figure 2, schematically shown therein are the main circuit blocks of a sectorized memory device according to an embodiment of the present invention. The memory device is for example a 4 Mbits, word-organized Flash EEPROM comprising a memory array 1 of 256 Kwords divided in the eleven individually erasable memory sectors shown in Figures 1A and 1B (e.g., seven memory sectors of 32 Kwords, and a boot sector comprising a memory sector of 16 Kwords, two memory sectors of 4 Kwords and a memory sector of 8 Kwords). With A0-A17 there are indicated eighteen external address signals which are supplied to the memory device by the electronic system in which the memory device is embedded in order to select one among the 256 Kwords. External address signals A0-A17 conventionally supply an input interface circuitry, schematically represented by a block 2, com-

prising conventional input buffers for regenerating the voltage levels of the external address signals A0-A17. The eighteen output signals AIN0-AIN17 of the input interface circuitry 2 are supplied to a multiplexer 3, controlled by a control logic 4 of the memory device. The output of the multiplexer 3 forms a set of eighteen internal address signals ADD0-ADD17 of the memory device.

[0015] A subset ADD0-ADD12 of the set of internal address signals, said subset corresponding to the external address signals A0-A12, supplies a conventional decoding circuitry 5 comprising row and column decoder circuits. Another subset ADD12-ADD17 of the set of internal address signals, corresponding to the external address signals A12-A17 that, as explained in connection with Figures 1A and 1B, are used for selecting one among the eleven memory sectors of the memory device, is supplied to a first path 6 and a second path 7. In the first path 6, signals ADD12-ADD17 are individually supplied to respective switches, schematically represented by a block 8, controlled by a first control signal BCONF. In the second path 7, signals ADD12-ADD17 are individually supplied to respective inverters, schematically represented by a block 9, and the output of each inverter is supplied to a respective switch, schematically represented by a block 10. The switches of block 10 are controlled by a second control signal BCONFN, that is the logic complement of signal BCONF. Six signal lines BAD12-BAD17 are connected to the outputs of respective switches of blocks 8 and 10, signal lines BAD12-BAD17 supplying a conventional sector management circuitry schematically represented by a block 11. The sector management circuitry 11 comprises a memory sector selection circuit that performs a decoding of the signals BAD12-BAD17 and generates eleven sector selection signals SS1-SS11 which are supplied to the decoding circuitry 5 for selecting one of the eleven memory sectors into which the memory array 1 is divided.

[0016] Figure 4 is a table showing by way of example only a possible internal decoding scheme implemented by the sector management circuit 11 for the generation of the sector selection signals SS1-SS11 based on the logic configuration of signals BAD12-BAD17. Depending on the logic configuration of signals BAD12-BAD17, the sector management circuit 11 activates only one of the eleven sector selection signals SS1-SS11 at a time.

[0017] Signal BCONF is generated by a top/bottom configuration circuit block 12 wherein there is permanently stored the information regarding the position of the boot sector within the external address space, i.e. if the boot sector is located at the top of the external address space (address range 38000h to 3FFFFh, as shown in Figure 1A), or differently the boot sector is located at the bottom of the external address space (address range 00000h to 07FFFh, as shown in Figure 1B). By way of example only, it can be assumed that when BCONF="1" (and consequently BCONFN="0")

the switches of block 8 are closed (conductive) and the switches of block 10 are open (non conductive), while when BCONF="0" (BCONFN="1") the switches of block 8 are open (non conductive) and the switches of block 10 are closed (conductive).

[0018] Thus, the following is obtained (assuming by way of example that no logic inversion takes place in the input interface circuit block 2, i.e. that ADD0-ADD17 are equal to A0-A17 from a logic point of view):

BCONF="1": BAD12=ADD12=A12
BAD13=ADD13=A13
BAD14=ADD14=A14
BAD15=ADD15=A15
BAD16=ADD16=A16
BAD17=ADD17=A17

BCONF="0": BAD12=NOT(ADD12)=NOT(A12)
BAD13=NOT(ADD13)=NOT(A13)
BAD14=NOT(ADD14)=NOT(A14)
BAD15=NOT(ADD15)=NOT(A15)
BAD16=NOT(ADD16)=NOT(A16)
BAD17=NOT(ADD17)=NOT(A17)

[0019] A possible practical embodiment of the top/bottom configuration circuit block 12 is shown, by way of example only, in Figure 3. A non-volatile programmable memory element, such as a simple fuse 13, is connected between a voltage supply VDD of the memory device and the drain of an N-channel MOSFET 14, with source connected to ground and gate controlled by a signal PU, generated for example by the control circuit 4. The drain of MOSFET 14 supplies an input of a latch circuit or flip-flop 15, whose output forms signal BCONF.

[0020] Fuse 13 can be selectively blown or not during the device testing phase. At the memory device power-up, signal PU is activated for a short time and MOSFET 14 turned on. If the fuse 13 is not blown, then the input of the latch 15 is at VDD, while if the fuse is blown the input of latch 15 is at ground. The latch 15 sets in either one of two opposite logic states, and so does the output signal BCONF. Once the latch 15 is set, signal PU can be deactivated and MOSFET 14 turned off, to prevent unnecessary current consumption.

[0021] It is to be understood that fuse 13 can practically be a non-volatile memory cell, e.g. an EPROM memory cell or a FLOTOX Flash EEPROM cell. In general, the non-volatile programmable memory element 13 and the structure of circuit 12 can be the same as those used to implement redundancy.

[0022] Also shown in Figure 2 are an address counter 16 and an address memory register 17 which are conventionally provided in Flash EEPROMs in order to perform the erasing operation. The address counter 16 is supplied by the internal address signals ADD0-ADD17 and the sector selection signals SS1-SS11, and having eighteen output signals AC0-AC17 supplying the multiplexer 3. The address memory register 17 is supplied by the sector selection signals SS1-SS11, and has eight-

een output signals AM0-AM17. Supplying the multiplexer 3. During an erase operation, the control logic 4 drives the multiplexer 3 so as to switch from the outputs of the input interface circuitry 2 to the outputs of the address counter 16 and the address memory register 17.

[0023] Assuming that the memory device is intended to be used in an electronic system wherein it is necessary that the boot sector is located at the top of the external address space, then during the memory device testing following its manufacturing the configuration circuit block 12 is programmed so that BCONF="1" (e.g., referring to Figure 3, the fuse 13 is not blown). Thus, when the memory device is operated and addressed, the signals supplying the sector management circuit 11 are: BAD12=A12, BAD13=A13, ..., BAD17=A17. Considering Figures 1A and Figure 4, it follows that the boot sector is selected when the external address signals A0-A17 take values in the range 38000h and 3FFFFh, i.e. at the top of the external address space.

[0024] Differently, if the memory device is intended to be used in an electronic system wherein it is necessary that the boot sector is located at the bottom of the external address space, during testing circuit block 12 is programmed so that BCONF="0" (the fuse 13 is blown). When the memory device is operated and addressed, the signals supplying the sector management circuit 11 are: BAD12=NOT(A12), BAD13=NOT(A13), ..., BAD17=NOT(A17). This means that, for example, sector selection signal SS10 is activated, and the corresponding memory sector selected, when A12="0", A13="1", A14=A15=A16=A17="0", i.e. for external addresses values in the range 02000h to 02FFFh, and the memory device behaves as if the boot sector were physically located at the bottom of the external address space (Figure 1B).

Claims

1. A memory device comprising a plurality of independent memory sectors, external address signal inputs (2) for receiving external address signals (A0-A17) for addressing individual memory locations of the memory device, said external address signals (A0-A17) comprising external memory sector address signals (A12-A17) allowing for individually addressing each memory sector, and a memory sector selection means (11) for selecting one of the plurality of memory sectors according to a value of the external memory sector address signals (A12-A17), characterized by comprising:

a first and a second alternative internal memory sector address signal paths (6,7) for supplying the external memory sector address signals (A12-A17) to the memory sector selection means (11), the first path (6) providing no logic inversion and the second path (7) provid-

- ing logic inversion; and
programmable means (12) for activating either
one or the other of the first and second internal
memory sector address signal paths (6,7),
so that a position of each memory sector in a 5
space of values (00000h - 3FFFFh) of the
external address signals (A0-A17) can be
changed by activating either one or the other of
the first and second internal memory sector
address signal paths (6,7). 10
2. Memory device according to claim 1, characterized
in that said plurality of memory sectors comprises
sectors of different sizes. 15
3. Memory device according to claim 2, characterized
in that said plurality of memory sectors comprises a
boot sector, a position of the boot sector in the
space of values (00000h - 3FFFFh) of the external
address signals (A0-A17) being interchangeable 20
between a top position (38000h - 3FFFFh) and a
bottom position (00000h - 07FFFh) by activating
either one or the other of the first and second internal
memory sector address signal paths (6,7). 25
4. Memory device according to claim 3, characterized
in that said programmable means (12) comprises a
non-volatile programmable element (13) program-
mable in either one or another of two opposite
states, and circuit means (14,15) for detecting said 30
either one or the other of the two opposite states
and for generating a control signal
(BCONF,BCONFN) determining the activation of
either one or the other of said two internal memory
sector address signal paths (6,7). 35
5. Memory device according to claim 4, characterized
in that said first and second internal memory sector
address signal paths (6,7) comprise respective
switching means (8,10) controlled by said control 40
signal (BCONF,BCONFN) for selectively connect-
ing the first or the second internal memory sector
address signal paths (6,7) to the memory sector
selection means (11). 45
6. Memory device according to claim 5, characterized
in that said second internal memory sector address
signal path (7) comprises inverter means (9) for
providing said logic inversion. 50

55

TOP BOOT SECTOR

Memory Sectors	Address Range	A17	A16	A15	A14	A13	A12
32 Kword	00000h-07FFFh	0	0	0	X	X	X
32 Kword	08000h-0FFFFh	0	0	1	X	X	X
32 Kword	10000h-17FFFh	0	1	0	X	X	X
32 Kword	18000h-1FFFFh	0	1	1	X	X	X
32 Kword	20000h-27FFFh	1	0	0	X	X	X
32 Kword	1C000h-2FFFFh	1	0	1	X	X	X
32 Kword	30000h-37FFFh	1	1	0	X	X	X
16 Kword	38000h-3BFFFh	1	1	1	0	X	X
4 Kword	3C000h-3CFFFh	1	1	1	1	0	0
4 Kword	3D000h-3DFFFh	1	1	1	1	0	1
8 Kword	3E000h-3FFFFh	1	1	1	1	1	X


Fig.1A


BOTTOM BOOT SECTOR

Memory Sectors	Address Range	A17	A16	A15	A14	A13	A12
8 Kword	00000h-01FFFh	0	0	0	0	0	X
4 Kword	02000h-02FFFh	0	0	0	0	1	0
4 Kword	03000h-03FFFh	0	0	0	0	1	1
16 Kword	04000h-07FFFh	0	0	0	1	X	X
32 Kword	08000h-0FFFFh	0	0	1	X	X	X
32 Kword	10000h-17FFFh	0	1	0	X	X	X
32 Kword	18000h-1FFFFh	0	1	1	X	X	X
32 Kword	20000h-27FFFh	1	0	0	X	X	X
32 Kword	28000h-2FFFFh	1	0	1	X	X	X
32 Kword	30000h-37FFFh	1	1	0	X	X	X
32 Kword	38000h-3FFFFh	1	1	1	X	X	X

Fig.1B

BEST AVAILABLE COPY





Memory Sectors	Sect. Sel. Sign.	BAD17	BAD16	BAD15	BAD14	BAD13	BAD12
32 Kword	SS1	0	0	0	X	X	X
32 Kword	SS2	0	0	1	X	X	X
32 Kword	SS3	0	1	0	X	X	X
32 Kword	SS4	0	1	1	X	X	X
32 Kword	SS5	1	0	0	X	X	X
32 Kword	SS6	1	0	1	X	X	X
32 Kword	SS7	1	1	0	X	X	X
16 Kword	SS8	1	1	1	0	X	X
4 Kword	SS9	1	1	1	1	0	0
4 Kword	SS10	1	1	1	1	0	1
8 Kword	SS11	1	1	1	1	1	X

BOOT SECT. {

Fig.4



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 83 0467

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	EP 0 536 793 A (TOKYO SHIBAURA ELECTRIC CO)	1	G11C8/00 G11C16/06
Y	* abstract; figures 3-5 *	2	
A	* column 1, line 48 - column 2, line 36 * * column 5, line 3 - column 6, line 55 * * column 9, line 28 - column 10, line 3 * ---	6	
Y	EP 0 592 069 A (FUJITSU LTD)	2	
A	* abstract; figures 1,2,7,8 * * column 1, line 16-53 * * column 3, line 40-53 * * column 9, line 13 - column 10, line 2 * ---	1,3-6	
A	US 4 446 534 A (SMITH FREDERICK J) * abstract * * column 1, line 5 - column 2, line 4; figures 1,2 *	4,5	
A	US 5 261 068 A (GASKINS DARIUS D ET AL) * column 7, line 18-29; figure 1 *	1,6	
A	DIPERT B ET AL: "DESIGNING AN UPDATABLE BIOS USING FLASH MEMORY" MICROPROCESSORS AND MICROSYSTEMS, vol. 16, no. 8, 1 January 1992, pages 427-446, XP000330850 -----		TECHNICAL FIELDS SEARCHED (Int.Cl.6) G11C G06F
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 18 March 1998	Examiner Czarik, D
CATEGORY OF CITED DOCUMENTS X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-written disclosure P: intermediate document		T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons &: member of the same patent family, corresponding document	

EPO FORM 1503, 03.82 (P/M/C/D)